|
|
uint | IRQ_basic_pending |
| |
|
uint | IRQ_pending_1 |
| |
|
uint | IRQ_pending_2 |
| |
|
uint | FIQ_control |
| |
|
uint | Enable_IRQs_1 |
| |
|
uint | Enable_IRQs_2 |
| |
|
uint | Enable_Basic_IRQs |
| |
|
uint | Disable_IRQs_1 |
| |
|
uint | Disable_IRQs_2 |
| |
|
uint | Disable_Basic_IRQs |
| |
Layout of the BCM2835 interrupt controller's registers.
The documentation for this struct was generated from the following file:
- /users/home/pmcgee6/raxinu/19_ra/xinu/system/platforms/arm-rpi3/dispatch.c